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Programmer la radio cognitive : solutions existantes et
problèmes ouverts
Résumé : La radio logicielle a évolué rapidement pour atteindre la maturité nécessaire pour
être mise sur le marché, offrant de nouvelles solutions pour les applications de radio cognitive.
Cependant, beaucoup de problèmes restent à étudier. Dans ce papier, nous présentons les
contraintes imposées par les nouveaux protocoles radios, les architectures matérielles existantes
ainsi que les solutions pour les programmer. De plus, nous listons les difficultés à surmonter pour
maitriser les futurs systèmes de radio cognitive.
Mots-clés : Radio logicielle, Radio cognitive, Architecture matérielle, Communication numérique,
Modèle de programmation
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1 Introduction
Radio technologies have been developed in a static paradigm: protocols, radio resources allocation
and access network architectures were defined beforehand, providing non-adaptable radio systems.
Nowadays, the saturation of radio frequency bands calls new era of radio networking which will
be characterized by self-adaptive mechanisms. These mechanisms will rely on software radio
technologies.
The concept of software radio has been coined by J. Mitola in his seminal work during the
early 90’s [56]. While implementing the whole radio node in software is still an utopia, many
architectures now hitting the market include some degree of programmability.
With emerging Software-Defined Radio (sdr) technology, many questions arise that are related
to the software layer of a software radio machine: How will this kind of platform be programmed?
How can we write programs which are portable from one terminal to another? To answer these
questions, programmers have to know how the architectural characteristics of sdr systems can
be abstracted so as to provide portable code. Unfortunately, there is no agreement on the
hardware architecture embedded in a mobile terminal with sdr facilities. Various technologies
are used: asic, fpga, dsp, gpp, etc. These technologies are often mixed and sometimes the term
configurable is more adequate than programmable for them.
Studying simultaneously architectures, programming environments and programming models
for emerging sdr systems is of crucial importance because of the need to define the hardware
abstraction layer of sdr systems: the radio hardware abstraction layer (r-hal).
In 2010, two important surveys where published [58, 72]. In [72], Tore Ulversøy provides a very
complete review of sdr challenges related to software architecture, computational requirements,
security, certification and business for sdr systems. Some sdr architecture prototypes are
mentioned but are not the main topic of the study, and many other prototypes have been
delivered since 2010. In [58], Palkovic et al. provide a precise comparative study between the
Imec Bear Platform and other important sdr multi-core architectures. The comparison is made
for architectures and programming flows. Our study extends to the study of programming models
for waveform description languages and includes more recent sdr platforms.
We first provide an up-to-date review of existing sdr hardware platforms classifying them
into five categories. Programming models and programming tools used in these platforms are not
mature yet, most of these platforms being currently programmed “by hand”. No common language,
format or api has emerged yet, hence it is impossible to compare precisely the performance of the
different approaches. All performance results presented in this paper are taken from bibliography.
We illustrate, with lte as an example, the problems appearing with modern digital telecom-
munication physical layer protocols: fast terminal reconfiguration, data-dependent data flow. We
also give an insight of what should be used as programming model for the programming of sdr
platforms.
The rest of the paper is organized as follows: section 2 provides a brief summary of radio and
sdr technology, we also present the example extracted from the lte protocol that illustrates
the difficulties of sdr programming. Section 3 presents the survey of hardware sdr platforms,
categorizes and provides synthetic performance comparisons between them including power
consumption when available. In section 4, we focus on programming environments for sdr and
more precisely on the problem of defining a language for describing waveforms, i.e. physical
layer of radio communication protocols. Section 5 reviews the remaining most important open
problems: defining a programming model for sdr and a Hardware Abstraction Layer for sdr.
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Figure 1: Radio Block Diagram, highlighting separation between digital and analog parts, as well
as programmable, configurable and fixed hardware parts.
2 Cognitive Radio Technology
2.1 SDR technology
The different components of a radio system are illustrated in Fig. 1. Of course, all of the digital
components may not be programmable, but the bigger the programmable part (dsp/fpga part
on Fig. 1), the more software the radio. Dedicated circuits are usually needed, for which the term
configurable is more adapted than programmable. In a typical sdr, the analog part is limited to
two frequency translations to an intermediate band and down to the base band which is sampled,
and all the signal processing is done digitally.
To encourage a common meaning for the term “sdr”, the sdr Forum (recently renamed
Wireless Innovation Forum) proposes to distinguish five tiers. Tier 0 corresponds to hardware
radio, Tier 1 corresponds to software controlled radio (only the control functions are implemented
in software) and Tier 2 corresponds to software-defined radio and is the most popular definition of
sdr: the radio includes software control of modulation, bandwidth, frequency range and frequency
bands. Tier 3 and 4 are not realistic today.
Building an sdr terminal includes choosing a computing platform for the digital part, a
sampling frequency and a radio front-end. In addition to the careful choice of a computing
platform, the designer must make a trade-off between sampling frequency and terminal complexity.
For instance, sampling a signal at 4.9 GHz (hence with a 10 GHz sample rate) is today not
available with reasonable power consumption. Even with an evolution to lower power adc, a high
bandwidth adc would produce more samples, hence the Front End characteristics (bandwidth,
adc resolution, etc.) constrains the digital part in terms of computing power. In this paper, we
focus on the digital part represented on the left side of Fig. 1, assuming an adequate Front End
is available for the platform.
The hardware platforms we review in the following are considered from a programmer point of
view. They target the implementation of wireless communication protocol stacks from application
down to physical layer (including baseband processing and intermediate frequency conversion),
for emission (tx) and/or reception (rx).
2.2 Cognitive Radio
A Cognitive Radio is a wireless communication system that can sense the air, and decide to
configure itself in a given mode. Tier 2 sdr platforms are natural candidates for cognitive radio
implementation but cognitive radios do not have to be sdr.
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The main feature enabled by spectrum sensing capacity is called dynamic spectrum manage-
ment: the system is able to configure radio-system parameters in an autonomous manner. These
radio-system parameters include transmission power, frequency band, modulation, channel and
source coding, but might as well include higher level parameters such as waveform (physical layer
protocol), mac protocol, routing protocol and other networking characteristics. In that case, the
term “autonomous” means “without human decision”, i.e. automatic. However in many cases the
decision cannot be taken independently of neighbouring communicating devices implied in the
communication. This leads to the new scientific field of distributed algorithms for radio resource
allocation.
Distributed algorithms are used when the decision of choosing a coding scheme or a frequency
band has to be shared by many radio terminals. This perspective opens many new research
problems and many new applications at the same time. For instance, distributed algorithms
can be used to optimize interference cancellation globally, hence optimizing power consumption.
Another example is the use of relay, i.e. transmission of packets from neighbour to neighbour
according to routing decisions done at the physical layer, as opposed to routing decisions taken
at a higher level in the protocol stack. Relay can be used for reducing transition power or to
improve quality of transmission using network coding techniques.
From the research point of view, distributed algorithms open new fields: complexity and
optimality of distributed solution to dynamic spectrum management. In point to point communi-
cation, ofdm techniques are approaching theoretical optimal bound for spectrum efficiency, that is
the information rate that can be transmitted over a given bandwidth. But if cooperation between
terminals is allowed, theoretical bounds are much more difficult to compute and technologically
there is place for large improvements in communication systems that use cognition, cooperation
and distributed decision algorithms. These problems are tackled in a new scientific field named
network information theory.
2.3 Example of LTE
In this section we will show why recent radio communication protocols require a specific attention
from a programmer’s perspective. These protocols introduce harder real-time and dynamicity
constraints that make usual computation models inefficient. Historically, structured programming
led to imperative programming followed by fruitful evolutions for general purpose programming:
object-oriented programming, functional languages, threads etc. Simultaneously, domain-specific
programming models have been adopted in many fields, the most well known being reactive
programming model for real-time control, and dataflow programming model for signal processing.
Dataflow programming model has been popularized by the dataflow domain of Ptolemy [30],
implementing Khan’s process networks [46]. Dataflow programming assumes that the flow of data
is statically known and that the executed computation does not depend on data values. This
condition has been verified for fifty years of signal processing but is not satisfied anymore by, for
instance, lte protocol. A more complete analysis of the existing computation models for sdr is
given in section 4, below we simply give an example of the practical problems encountered when
programming lte on an sdr platform.
lte is a mobile communication standard, developed by the 3GPP (3rd Generation Partnership
Project) and approved into itu (International Telecommunications Union). Fig. 2 represents the
global flow for decoding a lte frame (release 8, mode 5), from the mobile equipment point of view.
A lte frame is composed of 10 sub-frames of 1ms each, each sub-frame being composed of 14
symbols in time and 2048 sub-carriers in frequency for a 20 MHz bandwidth. The transmission uses
mimo technology (Multiple-Input and Multiple-Output), with up to 4 antennas for transmission
on the base station and 2 antennas for reception on the mobile equipment.
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Figure 2: lte pipeline flow, CFO correction and PDCCH decoding requires specific attention.
In this flow, we pay attention to the carrier frequency offset (cfo) correction. This correction
is performed by analyzing specific resource elements of the frame called reference signals or pilots.
Pilots are within the sub-frame that is corrected, hence the estimation of the cfo (cfo-estimation
on Fig. 2) must be performed very quickly, and, more challenging, the carrier frequency offset
correction (cfo-correction on Fig. 2) must be configured using the result of the cfo estimation.
Hence this reconfiguration is dynamic and real-time, it should occurs in less than 100µs (10% of
the computation time for a sub-frame). This is the first problem that sdr platform designers
(and programmers as well) encounter: how to design a system that can reconfigure so quickly.
The second problem occurs after the fft and mimo decoding has brought samples in the
frequency domain. The sub-frame is then composed of a matrix of symbols, not all of them being
addressed to a given user, because lte encodes several users in the same sub-frame. Extracting
the symbols for a given user requires decoding the Physical Downlink Control CHannel (pdcch).
However, pdcch format is encoded within the sub-frame itself in the Physical Control Format
Indicator CHannel (pcfich) (see Fig. 3), which must therefore be decoded beforehand. Depending
on the pdcch a certain number of symbols in the pdsch (Physical Downlink Shared CHannel)
will have to be sent to the rest of the flow (for demodulation etc.). Moreover, the lte standard
states that the modulation scheme (qpsk or 16qam for instance), should also be encoded in the
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pdcch. Fig. 3 illustrates the symbol matrix in the frame, the successive decoding of pcfich,









































Figure 3: Resource allocation in an lte prb (Physical Resource Block).
This is the second problem that we highlight which definitely cannot be expressed in a static
dataflow programming model: the number of data to be transmitted, as well as the computation
to perform on each piece of data, are dependent on the data themselves. This is one of the main
motivations of the work presented here: how to express such a computation in a language that is
generic enough to be compiled on various sdr platforms?
3 Survey of Hardware Platforms for SDR
In order to classify the sdr platforms, we need to define objective criteria. Trying to define
criteria based on used technology can be tricky, as most platforms are heterogeneous. Moreover,
the technology used may not be a relevant criterion for platform users. The user will mainly
be interested in the three following features: programmability and computing power, which will
condition the supported protocols, as well as energy consumption which we believe will be the
limiting factor for technology adoption. Choosing a computing platform for a given application is
a trade-off between these features.
However, from the programmer point of view, the architecture is of major importance because
it will have a crucial impact on programming models and tools used on the platform. We end up
with five categories of sdr architectures:
1. General-purpose cpu approach
2. Co-processor approach
3. Processor-centric approach
4. Configurable units approach
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5. Programmable blocks approach
Each approach is described in its corresponding subsection, and examples of existing implementa-
tions are given.
3.1 General-purpose CPU approach
The general-purpose cpu approach (depicted in Fig. 4) uses a general purpose computer processor
to provide a computing platform. It offers a flexible and easy way to program the platform, but
with a high energy consumption for a performance objective.
With the cmos technology continuous evolution, one could imagine that future computers
will be able to compute all protocols in real-time. However, as shown in [72], the increase in data
throughput is higher than the increase in computing power. Therefore, this kind of architecture
will only be able to support past protocols, unless it can make use of higher parallelism.
USRP The Universal Software Radio Peripheral (usrp) [9] is representative of the General-
purpose cpu approach. It is composed of high frequency adc/dac which sample the signal
in intermediate frequency. A fpga converts and stores baseband signal. Most of the signal
processing is done by a cpu connected to the fpga by a usb link (usrp1) or an Ethernet link
(usrp2). The platform is widespread and supported by third party software. It is aimed to work
with gnu radio, but is also compatible with National Instruments’ LabView and Mathworks’
Matlab.
Quicksilver The Quicksilver [7] module is similar in behaviour with the usrp. However, it is
only able to receive rf signals.
Microsoft SORA Recently, Microsoft developed sora [69]. This platform is connected to the
computer by a PCIe bus, which permits low latency and high throughput data transmission. It
makes extensive use of modern cpu features to perform 802.11b/g processing in real-time.
3.2 Co-processor approach
RF // PU oo // co-processor
Figure 4: General-purpose cpu approach with optional co-processor
In order to accelerate the signal processing, optimizations of the general-purpose cpu approach
have been explored recently. As depicted in Fig. 4, they rely on the addition of a co-processor
to perform heavy processing. It reduces the price to pay in terms of energy while keeping high
programmability and flexibility.
The work presented in [40] uses a gpu as a co-processor in a gnu radio flow. It permits gains
of a factor 3 to 4 in processing speed.
KUAR The Kansas University Agile Radio (kuar) [55] uses an embedded pc associated to a
fpga. The choice of the model of computation is left to the programmer, ranging from a full
vhdl implementation (category described in subsection 3.5) to a full processor implementation
close to the gnu radio flow.
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Other developments use generic dsp as central processor, which provides higher efficiency
while keeping high programmability.
Texas Instruments Texas instruments offers a three-core dsp with specialized symbol and
chip rate accelerators. This product provides programming flexibility for wcdma base cells, with
support for up to 64 users and different protocols [11].
Imec ADRES The adres (Architecture for Dynamically Reconfigurable Embedded Sys-
tems) [18] developed by Imec is a coarse-grain reconfigurable architecture. It is built around a
main cpu and the adres accelerator. The adres is seen by the processor as a vliw co-processor,
while being an array of 16 functional units. Each one is an simd processor, which leverages data
parallelism. The processor is programmed using the dresc compiler [54], in ansi C. The dresc
compiler generates code to unroll loops and compute them using the adres accelerator. It targets
telecommunications with benchmarks on 802.11n up to 108 Mbps and lte up to 18 Mbps, and
an average consumption of 333 mW [18].
Hiveflex Hiveflex [2] produces accelerators based on many small cores. These accelerators are
scalable in terms of number of cores, depending on the application. All wireless protocols are
targeted, from 802.11 to lte, but no details about computing power or energy consumption are
given. The accelerators are sold as soft ips within HiveCC, the company sdk.
3.3 Processor-centric approach
PU ARM PU
RF // • • •
PU PU
Figure 5: Processor-centric approach with optional central control processor.
Previous architectures offer only limited task parallelism. The next categories fill this gap using
tailored architectures with heterogeneous types of processors. One approach to get efficient and
specialized platforms is to use dedicated processors. In this approach, dedicated processors are
used to compute signal processing. Both central and distributed control are considered in this
section.
The processor-centric approach has a high programmability, but the flexibility of the platform
is reduced by its specific architecture. The architecture concept is depicted on Fig. 5.
NXP EVP16 The nxp evp16 [15], presented in 2005, is composed of several computing units.
An arm processor provides control and link/mac layers. A conventional dsp, a vector processor
and several hardware accelerators are used for signal processing. The vector processor is built as
a vectorized pipeline and addressed as a vliw. It performs umts for a 640 kbps throughput at
35 MHz, with a maximum of 300 MHz [15].
Infineon MuSIC Infineon built the music [61] as a multi-dsp solution for sdr. The control
is done by an arm processor. Signal computation is processed by 4 simd dsp and dedicated
processors for filtering and channel encoding. Power consumption in wcdma mode is 382 mW for
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the worst case and 280 mW for a typical case. This chip is provided as a commercial solution
under the name x-gold sdr 20 by Infineon [62]. It is programmed using a mix of C code and
assembly code for critical processing.
Sandblaster The Sandblaster architecture [66] is built around 3 entities: the fetch and branch
unit, the integer and load/store unit, and the simd vector unit. Task parallelism is managed by a
Token Triggered Threading (T 3) component, which provides hardware support for multithreading.
On the SB3011 [33], 4 sandblaster cores are integrated and controlled by an arm processor. It is
programmed in ansi C with a dedicated compiler. Maximum consumption is 171 mW for wcdma
at 384 kbps [33].
University of Michigan ARDBEG The University of Michigan at Ann Arbor developed
the soda [74] sdr platform, and its prototype version ardbeg [75]. soda was developed as a
complete software sdr solution. It consists of an arm for control and 4 simd dsps for signal
processing. ardbeg builds on that platform by adding a hardware turbo decoder and optimizing
dsps for signal processing. All programming is made using C code. Consumption results on
ardbeg for wcdma and 802.11a are under 500 mW [75].
University of Dresden Tomahawk The University of Dresden, Germany, developed the
Tomahawk sdr chip [49], aiming at lte and wimax. It uses two Tensilica risc processors for
control, six vector dsps and two scalar dsps for signal processing, as well as asic accelerators
for filtering and decoding. The scheduling is done by dedicated hardware and C code is used
for programming. No protocol has been implemented yet on this platform. From the authors
estimation, the platform consumption is about 1.5 W [49].
Picochip Picochip [60] approaches signal processing using many small cores. These cores are
mapped on a deterministic matrix. A C-based development tool flow is provided by the company.
No benchmark is provided for this chip. However, the company is announcing ofdm and 4g base
stations as reference applications on its website.
UC Davis AsAP The University of California at Davis developed the Asynchronous Array of
Simple Processors [71] (asap). This project aims at providing signal processing computation using
small processors. All processors can communicate with their nearest neighbours, in a grid-like
array. Version 2 adds hardware accelerators for fft, Viterbi and video motion estimation, while
increasing the total number of cores to 167. Complete 802.11a/g is processed at 54 Mbps using
198 mW [71].
3.4 Configurable units approach
In order to offer lower energy consumption, some platforms substitute dsp for configurable units.
The difference between specialized dsps and configurable units is very thin : a dsp is able to
process any computation, whereas a configurable unit is too specialized to do so. This implies
a big difference in term of programmability: to gain more performance, the dsp flexibility is
abandoned in favor of configurable units. This leads to platforms which are much more difficult
to program.
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Fujitsu SDR LSI Fujitsu developed the sdr lsi [63] in 2005. The platform makes extensive
use of hardware accelerators, associated to reconfigurable processors. All these components are
connected to a crossbar data network, and controlled by a central arm processor. The chip was
able to run 802.11a/b with a maximum throughput of 43 Mbps [63].
Imec BEAR The bear sdr platform [59] is the evolution of the adres from Imec. It is
constituted of an arm processor for control and three asips for coarse time synchronization
on different front ends. Two adres coarse-grain configurable architectures, as described in
subsection 3.2, are used for baseband processing with a Viterbi accelerator. The platform can
be programmed with C or Matlab code, using the Imec development chain. In terms of energy
consumption, bear achieves 2×2 mimo ofdm at 108 Mbps for 231 mW [28]. Imec is licensing
the bear platform as an ip block.
CEA-Leti Magali The Magali sdr chip [24] is developed by the cea-Leti as a telecommu-
nication demonstration platform. It is built on a Network-on-Chip, each peripheral having an
access to the network, with an arm processor controlling configurations. Computation is done by
coarse-grain reconfigurable cores called Mephisto and reconfigurable ips for ofdm, decoding and
deinterleaving. Smart memory engines [53] are distributed on the Network-on-Chip and act like
dmas, while also providing data rearrangement capabilities. The chip performs 4×2 mimo lte
reception in the most demanding scenario with a consumption of 236 mW [44].
CEA-Leti Genepy cea-Leti Genepy [44] is using a larger granularity for its distributed
approach. It is based on Magali [24] technology, using the Network-on-Chip and the coarse-grain
configurable cores. The control carried out by the arm processor is undertaken by distributed
small risc processors. Each cell on the network is composed of two Mephisto cores, one Smart
Memory Engine and a risc controller. The platform is purely homogeneous, with no hardware
accelerators. In terms of computing power, 4×2 mimo lte reception is processed with a total
consumption of 192 mW [44].
EURECOM ExpressMIMO The Expressmimo is developed as a configurable units approach
on a fpga by eurecom [57]. All the configurable units share a common network interface, dma
engine and microcontroller, and each has a specific configurable ip for data processing. The board
targets ofdm mimo implementations and uses the OpenAirInterface open-source framework [5].
A more recent implementation should be available soon [65].
University of Twente Annabelle University of Twente, Netherlands, developed the Annabelle
sdr chip. It is also built on a Network-on-Chip, using coarse-grain reconfigurable cores. An
arm processor is used for control, and accelerator modules (Viterbi, etc.) are connected to the
arm through an amba bus. Only ofdm specific benchmarks have been published at the time of
submission [76].
3.5 Programmable blocks approach
The last approach uses programmable blocks and is mainly constituted of fpgas. It doesn’t provide
programmability as it is, but great flexibility to create tailored architectures. Programmable
blocks offer high computing power for moderate energy consumption.
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XiSystem The XiSystem [52] is a vliw architecture featuring 3 concurrent datapaths, including
a picoga (Pipelined Configurable Gate Array). The picoga is an oriented datapath fpga which
executes specific instructions for the processor at run-time. The development is made with C to
provide code for both the vliw and the picoga. It is aimed at embedded signal processing in
general, with a benchmark on mpeg2 encoding and an average consumption of 300 mW [52].
Rice University WARP The Rice University has developed warp [10], an open sdr platform.
The computation is done by a Xilinx Virtex fpga. Programming uses vhdl language. An open
source community is led by the Rice University to offer open source implementations on the
platform. For instance, it contains a mimo ofdm Reference Design that can be extended based
on Xilinx xps tool.
Rutgers University WINC2R winc2r is an original platform for sdr developed by the
Rutgers University. The platform is built on a fpga, with softcore processors and accelerators.
Softcore processors can be programmed with gnu radio. Computation flow can be balanced on
processors or accelerators, depending on the constraints. Moreover, by using an fpga, accelerators
can be chosen and tuned during development. 802.11a has been implemented on the platform [64].
Lyrtech The Lyrtech company [4] offers development tools and platforms for sdr based on
fpga. Development is done using Simulink model-based approach. The platform is presented as
supporting mimo wimax. Many other companies offer similar products based on fpga [8, 6].
Availability Application Prog. Cons.
USRP [9] commercial N/A C++ ≈ PC
TI C64+ [11] commercial base station C/ASM 6000 mW
MuSIC [61] commercial wcdma C/ASM ≤ 382 mW
Sandblaster [66] IP licence wcdma C 171 mW
ARDBEG [75] prototype wcdma C ≤ 500 mW
BEAR [59] IP licence MIMO OFDM matlab/C 231 mW
Magali [24] prototype MIMO OFDM C/ASM 236 mW
ExpressMIMO[57] prototype MIMO OFDM C N/A
WARP [10] commercial MIMO OFDM vhdl N/A
Lyrtech [4] commercial N/A matlab/vhdl N/A
ASAP [71] prototype 802.11a/g N/A 198 mW
Genepy [44] prototype MIMO OFDM C/ASM 192 mW
Table 1: Comparison of key sdr platforms based on the published performance results
3.6 Analysis
In order to better understand each category, we summarize the main characteristics for key
platforms that use different approaches in Table 1. Energy consumption is not defined for
fpga-based platforms because it is heavily dependent on the configuration. Based on these key
platforms, we draw trends on the application fields of each category.
If you don’t want to study energy consumption nor architecture algorithm adequacy, the
general-purpose cpu approach is the easiest way to go. However, if you intend to study energy
consumption or computing power impact, this approach is not recommended. Indeed, dedicated
hardware platforms have very different behaviours compared to generic processors. This makes
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it difficult to establish a relationship between computing power and energy consumption for
the generic approach and others. As an example, for a given protocol, computing requirements
in terms of number of operations per second may vary with a factor of 100 in the literature,
depending on the architecture granularity.
In order to study computing power and to have the lowest energy consumption, a heterogeneous
approach which exploits hardware acceleration is a better starting point. In this family, using
dsps as in Imec’s solution [59] or configurable blocks as in Magali [24] seems a pragmatic and
efficient approach, these platforms being dedicated, and hence optimized, for sdr.
Unfortunately, using such a solution makes you heavily dependent on the platform architecture,
and porting a waveform to a different architecture can be tricky. Providing a common hal is a
real challenging but promising way to develop practical multi-platform sdr.
Alternatively, the programmable blocks approach provides a flexible and efficient platform
for prototyping thanks to the large adoption of fpga technology. It can be versatile in the
architecture choice, see the radically different approaches from [10] and [64] for example.
The most obvious conclusion from this sdr architecture survey is that no common architecture
model could be extracted to provide, as it is the case for the general purpose processor, a hardware
abstraction layer that could be used to help programming cognitive radio applications. We are
now going to study the efforts that have been made to provide a programming environment
adapted to cognitive radio.
4 Cognitive radio programming framework survey
As we have seen before, there has been a lot of efforts to set up dedicated sdr hardware. From
these works, we can conclude that i) hardware support is necessary to match performances and
low-power requirements of modern radio protocols and ii) it is not feasible to write traditional
C/ASM code and map it manually anymore.
Programming and executing waveforms is clearly an application scope of the general problem
of programming parallel machines, and this has to be taken into account when programming an
sdr hardware. We now review research efforts that have been made to program sdr platforms
efficiently. We first give in section 4.1 an insight of some programming environments used
to program more than one sdr architecture. Then we focus on one central aspect of radio
programming: waveform programming. Expressing a waveform, i.e. the physical part of the
radio communication protocol, in a high-level language is a challenge. We classify the radio
programming environments according to the programming model they use to express waveforms
in sections 4.2, 4.3 and 4.4.
4.1 Cognitive Radio programming environment
There are two distinct important issues to address in the programming environment. The first
one is the programming model used to specify the waveform (described in the following section),
and the second is the global programming framework that will enable this programming model to
be efficiently implemented on most of the platforms mentioned in section 3. Choosing the right
programming framework is not a simple matter of comparing objectively pros and cons, it highly
depends on strategic choices in companies and cultural acceptance by programmers.
The Software Communication Architecture (sca) applicative framework was launched by the
US department of defense within the Joint Tactical Radio System project (jtrs). It is an example
of top-down designed framework. sca re-uses major technologies coming from distributed software
programming such as corba (Common Object Request Broker Architecture) for instance. The
sca has been implemented in ossie [34] and in military devices too. The ossie set of tools of the
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sca framework is an initiative from the American department of defense intending to provide a
graphical environment for rapid prototyping of waveforms. It allows connection of components
and generation of the corresponding code. However, the sca framework is probably doomed
to failure as the department of defense cancelled the project after it failed the Army’s Network
Integrated Environment testing [3].
Relying on the success of open-source software development, the gnuradio project [1] proposes
to implement software-defined radio systems using a library of signal processing blocks written in
C++ for performance-critical parts, with Python programming language to interface these blocks.
Initially dedicated to the Universal Software Radio Peripheral (USRP [9]) sdr hardware from
Ettus Research, it recently received attention from many other hardware providers. However,
this approach is currently implemented in general purpose cpu platforms and will encounter
timing problems when complex mimo ofdm protocols will have to be implemented. Some
implementations, as for instance the OpenAir Interface [5], use real-time OS such as RT-Linux to
improve the quality of real-time signal processing handling.
Many dedicated environments are based on a graphical interface coupled with dedicated ips,
as for instance Simulink coupled with Mathworks tools to program fpgas or LabView. Recent
trends based on OpenMP [23] or OpenCL [43] are emerging [73], but have not gain enough
attention yet.
4.2 Imperative concurrent waveform programming
For an embedded software programmer, the easiest way to program an sdr platform is to use an
imperative languages (generally C language) associated with threads to express parallelism. It has
been used to program waveforms for both heterogeneous and homogeneous parallel platforms. For
instance, the different units of the bear sdr platform [59] are programmed using C and Matlab
code.
The efficient programming and execution of waveforms is tightly coupled with advances
in the programming techniques for heterogeneous platforms. Although not yet evaluated for
waveform programming, the ExoCHI [73] programming environment and the Merge [51] framework
(based on ExoCHI) are proposals aiming at easing the programming of heterogeneous platforms
while achieving good performances. The proposed solution is to extend OpenMP with intrinsic
functions and dynamically map the software on available resources.
Cohen et al. [25] propose a similar approach in which programs are compiled into a specific
bytecode and then compiled dynamically to the different accelerators available on the platform.
This approach has not been evaluated on sdr platforms yet.
Many isolated works concentrate on the use of hardware accelerators. The Dresc [54] compiler
allows to unroll loops in order to execute parallelized code on a specific accelerator made of 64
functional units.
The integration of the gpu in a sdr programming model has also been studied. Horrein et al.
compare [41] different system architectures for using the gpu for sdr programming. Their work
is based on OpenCL [38] and gnuradio.
4.3 Dataflow waveform programming
Numerous research works present arguments in favor of a paradigm shift and propose to program
waveforms using dataflow languages. These languages relies on a Model of Computation (MoC)
where a program is represented as a directed graph G = (V,E). An actor v ∈ V represents a
computational module or a hierarchically nested subgraph. A directed edge e ∈ E represents a
fifo buffer from its source actor S to its destination actor D. Dataflow graphs follow a data-driven
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execution: an actor v can be executed (fired) only when enough data samples are available on
its input edges. When firing, v consumes a certain amount of samples from its input edges and




Figure 6: Representation of the balance between provability and expressivity in dataflow compu-
tation models.
Many dataflow-compliant programming models have been proposed for specific applications;
they are illustrated in Fig. 6. Synchronous DataFlow (sdf) means that the number of tokens
necessary for an actor to fire is known at compile-time. In this case, static scheduling of actors can
be performed and the size of the buffers between actors can be bounded. In Dynamic DataFlow,
data samples consumed and produced by an actor at each firing can vary dynamically at runtime,
and can even be 0 in order to provide more flexibility for programming. As a drawback, theoretical
analysis capabilities are reduced. Between synchronous and dynamic dataflow formalisms, a
wide amount of models have been proposed, e.g. Cyclo-Static Dataflow (csdf) [16], Schedulable
Parametric DataFlow (spdf) [32]. The goal was to look for a trade-off between the ability to
statically analyze programs and the expressivity of the languages. For instance, using sdf to
model a lte waveform will lead to over-estimate the necessary resources at runtime because
dynamic behaviour shown in section 2.3 will not be captured.
StreamIt [70] is a programming language that allows to describe programs in an sdf manner,
through the use of filters and split-join operators. It comes with tools able to perform static
analyses and optimization’s of the dataflow graph. The compiler can generate C code for threads,
that the programmer has to map manually on the available hardware resources. The underlying
csdf MoC is restricted to a single flow, which makes StreamIt not usable for complex and
dynamic waveforms such as lte.
ΣC [37] is a proposal to program waveforms using an extension of C. The corresponding MoC
is more expressive than sdf thanks to non-deterministic extensions but still allows some static
analyses to be performed such as bounding memory usage. However it does not allow dynamic
behavior of actors, which is a limiting approach when attempting to describe waveforms such as
lte. The experimental platform used for ΣC is a many-core processor, and the tools allowing to
compile and map for it are not freely available.
Past works have demonstrated the interest of programming using a general purpose language
augmented with some primitives that allow to build the dataflow graph. Following the Stream
Virtual Machine [47] approach, StreamWare [39] proposes to write dataflow graphs in a dedicated
C api and schedule them at runtime on top of a general purpose processor. The same approach
was applied to lte [14] using a virtual machine (lua). The waveform program contains dedicated
reconfiguration primitives written in lua language and interpreted directly on a controller. Those
works do not restrict to a particular dataflow MoC.
In a similar approach, the Nucleus tool flow [22] comprises a set of tools able to compile and
map waveforms. It uses the maps [21] framework in order to describe actors (so-called nuclei) in
the cpn language. Different implementations can be provided for each actor, and a user-guided
mapping computes a scheduling.
The non-open tool SystemVue [29] allows to model waveforms in sdf or tsdf (Timed sdf)
form. It was used as a basis for a recent work [42] attempting to address the dynamic behavior of
lte by introducing vectorizers and serializers in the dataflow graph.
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The DiplodocusDF approach [35] extends uml profiles to model dataflow applications. Thanks
to a formal semantic, the resulting dedicated uml language can be simulated. Code for the
underlying hardware can also be generated, but the mapping has to be done manually.
4.4 Mixing programming paradigms
The spex approach [50] proposes to program waveforms using three paradigms. Kernel spex allows
a sequential, C-style imperative programming that can be useful for simd or vliw compilation.
Stream spex can be used to program using the dataflow paradigm, following the kpn MoC.
Synchronous spex relies on the paradigm used in synchronous languages such as Esterel or Signal.
The distribution of the paradigms is left to the programmer but all parts are included in a C++
program in which 1) the choice of the paradigm is indicated by a keyword, 2) no dynamic object
creation is allowed. The compilation of this program involves one compiler for each paradigm.
In a similar manner, iris [68] proposes to write sphy and fphy engines. sphy implements
sdf components while fphy implements kpn components. The mapping of the engines is left to
the programmer. The framework provides support for reconfiguration: components may trigger a
signal which will lead to the reconfiguration of the kernels.
Lime [12] is a Java-based language with extensions to express more parallelism. In Lime, the
same method body can be used as a standard function or as an actor in order to program in
a dataflow style. In this case, Lime also provides a match operator allowing actors to execute
at different rates to communicate, thus extending sdf while keeping analysis capabilities. It is
associated with a compilation/execution that generates Java bytecode, C, or Verilog, in order to
be able to choose between different implementations for each actor.
Finally, It is worth mentioning that many research teams have been working on designing
complete system from high level specification in the so-called hardware-software co-design domain.
These works brought advances in specific aspects such as platform based design or high level
synthesis tools such as CatapultC for instance. Although these works did not led to a dedicated
sdr environment but might, in the near future, lead to refinement-based sdr programming
environment.
4.5 Discussion
The survey of sdr programming environments provided above shows that, as it was the case for
hardware architectures, there is no agreement on what should be a programming environment
for cognitive radio. However, there is a clear trend toward a paradigm shift in order to handle
protocols such as lte (see section 2.3). These new protocols are very different from previous
signal processing applications, that can be programmed with static traditional parallelization
techniques (sdf and/or traditional compilation techniques).
The arguments in favor of dataflow programming models for sdr are:
• Radio waveforms are inherently dataflow because they operate on large data sequences.
Although not infinite — they are grouped into frames — radio waveforms still require static
(software or hardware) filters that are easily expressed through dataflow actors.
• Sofware-defined radio applications require huge computation performances and hence need to
efficiently use parallelism available in hardware. Dataflow formalisms allow for better parallel
implementation because it naturally exposes parallelism in many ways: task parallelism,
data parallelism and pipeline structure of the program.
• Dataflow programs have a restricted expressivity that allows them to be analyzed in order
to verify some properties such as the absence of deadlock, or to improve timing analyses.
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Such analyses are important since waveforms are becoming more and more complex. Hence,
by hand analyses will become impossible. New analysis tools will be needed to ensure
properties on these programs.
Although they introduce a paradigm shift, dataflow approaches seem necessary. We believe
that, at least mixed approaches between this paradigm and imperative concurrent languages
will succeed in providing a compromise between programmability, performance and provability.
Section 5 reports on open issues we have identified concerning the programming of sdr platforms,
and reviews different basic research tracks to address them.
5 Open Issues
In previous section we have seen that, in order to address the challenges of new communication
protocols such as lte, many works are based on dataflow computation models and dataflow
programming languages. However, there is a gap between these works and experimental prototypes.
We now report on issues to be addressed in order to fill this gap. We have identified two main
directions in which technology should be improved: mapping flows and hardware abstractions.
5.1 Mapping flows
One open problem with existing programming frameworks is that they all require a manual
mapping of the application onto the sdr architecture. The mapping is the phase where the initial
specification is split into blocks that are assigned to the different ips of the architecture. We
review below some recent works that attempt to take into account waveform characteristics in
sdr programming languages and provide tools to improve the mapping flow.
5.1.1 Handling dynamicity
Recent works propose new dataflow MoCs that take into account dynamic adaptations required
by new communication protocols. One problem with such solutions is to provide languages and
compilers for such MoCs. Although there have been many advances in this field [45], providing
such tools requires an important research and development effort. An example of a new dataflow
MoC is Schedulable Parametric DataFlow [32], language in which it is possible to change actors’
parameters while still allowing static analyses.
New compilers such as orcc [36] provides support for dataflow programming and dynamic
dataflow using just-in-time (JIT) compilation to modify dataflow at runtime, targeting cpus.
Other work [27] considers dynamical reconfiguration on heterogeneous platforms based on fpgas.
5.1.2 High-level data structures
Another issue in the portability of sdr applications is the ability to directly handle high-level data
structures. Indeed, in section 2, we saw that the lte protocol operates on vectors and matrices.
However, current dataflow MoCs and languages only allow manipulation of token flows without
making high-level data structures apparent. This prevents compilers and execution layers from:
i) optimizing the placement of data, and ii) taking into account the specifics of communication
features (dma, Network-on-Chip, interrupts etc.). The same issue has been reported in non
telecom application fields [70].
mvdf [42] makes one step in this direction by proposing to write dynamic vectorization actors
able to produce vectors from a dynamic number of tokens. Other works that could be used here
include:
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• ArrayOL [19] is a vector-based specification model that allows expression of static transfor-
mations of multidimensional arrays.
• Block Parallel [17] is a proposal to specify data organization in input and output actors. In
order to ease compilation, it is limited to two-dimensional arrays.
• OpenCL [38] and Brook [20] include specific functions for operations on multidimensional
arrays.
• Slices [26] is a language dedicated to multidimensional data reorganization, with associated
tools that statically map programs onto parallel platforms.
• The Sequoia [31] programming language allows programmers to explicitly divide programs
into data movement and computation steps in order to optimize data placement at runtime.
Computation units can only share or move data via a parent memory node in the memory
hierarchy.
These works propose static solutions that do not take into account the dynamic variation of
data type and/or size. Manipulating dynamic high-level dataflow structures remains an unsolved
problem today.
5.2 HAL for SDR
The problem of a common hardware abstraction layer (hal) for sdr is definitely not solved.
An idea that is emerging slowly is that an Application Programming Interface (api) should be
standardized for sdr hardware platforms. This api should include for example an fft function
with various parameters, and probably high-level telecom-specific functions such as Viterbi or
Turbo encoding and decoding. However the precise specification of this api has not been done
yet.
Related to this issue, some works attempt to abstract specific hardware in order to lower
the need for manual adaptation of the mapping flow. As described in the previous section,
one common approach is to consider the use of a dataflow virtual machine [47, 14, 39]. These
approaches do not address the problem of mapping waveforms onto the hardware. On the contrary,
the Nucleus approach [22] and ExoCHI [73] are able to map computation units at runtime, but
their mapping procedure cannot be easily extended to many hardware platforms.
Recently, The HDCRAM environnement was prototyped [48] by Moy et al. This environement
will target dynamic reconfiguration of radio protocols on various plateform (dsp, fpga). It has
been used with gnuradio and still has to be tested in other environments.
5.3 Resource sharing
Another open problem when programming sdr and specifying waveforms, the behaviors of which
depend on data contents at runtime, is to take into account, at the specification level, the concurrent
execution of multiple waveforms on the same platform. Many hardware platforms [24, 65] include
hardware mechanisms to ease this radio context switch but very few programming environments
address this issue.
Siyoum et al. [67] show the interest of building different scenarios for a given waveform and
express the relationship between each one at the MoC level. This allows static verification of
timing properties and optimization of resource usage at runtime. This approach is limited to
scenarios written in sdf form.
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5.4 Discussion
An illustrative example of the difficulty of providing a programming environment portable to
different hardware platforms, as are today’s retargetable compilers, is given by the Magali chip [24].
This chip, dedicated to 4G Telecommunication applications contains an ofdm ip which performs
fft as well as deframing (suppression of the band guard). Hence, a mapping tool should be able
to gather the software block for fft and deframing and to map them onto the ofdm ip: there is
not necessarily a one-to-one correspondence between actors and hardware ips.
A way to reach portability is to agree on a single api for programming sdr applications.
Current solutions are far from this goal: each hardware platform comes with its own specific
abstraction.
New MoCs, detailed in section 5.1.1, have improved analysis capabilities but are currently
not considered in actual design flows. Hence we lack information concerning the performances of
these new models once compiled and executed.
One way to bridge the gap between defining new, high-level, analyzable models and providing
enhanced execution layers is to statically compute some information and properties on the
programs, and use them at runtime to take accurate decisions. Such an approach is currently used
by maps [21], but in a very limited manner since it only uses traces and hand-written information.
Another approach that seems promising to improve portability and performances is the
dynamic compilation. The goal is to use a JIT compiler in order to compile dynamically code
embedded in a high-level form such as a bytecode. The benefit from this approach is to take
advantage of runtime information to compile and map more efficiently. Such an approach has
been proposed by Cohen et al. [25]. The LiquidMetal [13] approach compiles code into Java
bytecode and could therefore be a good starting point for experimenting.
6 Conclusion
In this paper we reviewed the cognitive radio technologies from hardware and software points of
view. We started by illustrating new constraints introduced by protocols such as lte and their
impact on current programming models. We provided a review of the different categories of sdr
platforms and their possible application fields, and we discussed the programming models used to
program these platforms, with a current shift to a new dataflow programming paradigm. After
these observations, we described open issues to bridge the gap between hardware and software,
highlighting i) the need for new mapping flows to program sdr platforms efficiently and ii) the
need for sdr hal allowing software reuse from one sdr generation to another.
A promising research direction we are investigating at the moment is the design of this hal
to abstract from the different categories we have seen in this paper.
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